Fast fixed-point bicubic interpolation algorithm on FPGA

dc.contributor.authorKoljonen, Janne
dc.contributor.authorBochko, Vladimir A.
dc.contributor.authorLauronen, Sami J.
dc.contributor.authorAlander, Jarmo T.
dc.contributor.departmentfi=Ei tutkimusalustaa|en=No platform|-
dc.contributor.editorNurmi, Jari
dc.contributor.editorEllervee, Peeter
dc.contributor.editorHalonen, Kari
dc.contributor.editorRöning, Juha
dc.contributor.organizationfi=Vaasan yliopisto|en=University of Vaasa|
dc.date.accessioned2020-02-13T10:20:17Z
dc.date.accessioned2025-06-25T12:25:14Z
dc.date.available2020-02-13T10:20:17Z
dc.date.issued2019-11-21
dc.description.abstractWe propose a fast fixed-point algorithm for bicubic interpolation on FPGA. Bicubic interpolation algorithms on FPGA are mainly used in image processing systems and based on floating-point calculation. In these systems, calculations are synchronized with the frame rate and reduction of computation time is achieved designing a particular hardware architecture. Our system is intended to work with images or other similar applications like industrial control systems. The fast and energy efficient calculation is achieved using a fixed-point implementation. We obtained a maximum frequency of 27.26 MHz, a relative quantization error of 0.36% with the fractional number of bits being 7, logic utilization of 8%, and about 30% of energy saving in comparison with a C-program on the embedded HPS for the popular Matlab test function Peaks(25,25) data on SoCkit development kit (Terasic), chip: Cyclone V, 5CSXFC6D6F31C8. The experiments confirm the feasibility of the proposed method.-
dc.description.reviewstatusfi=vertaisarvioitu|en=peerReviewed|-
dc.format.bitstreamtrue
dc.format.contentfi=kokoteksti|en=fulltext|-
dc.format.extent7-
dc.format.pagerange1-7-
dc.identifier.isbn978-1-7281-2769-9-
dc.identifier.olddbid11417
dc.identifier.oldhandle10024/10502
dc.identifier.urihttps://osuva.uwasa.fi/handle/11111/203
dc.identifier.urnURN:NBN:fi-fe202002135388-
dc.language.isoeng-
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)-
dc.relation.conferenceIEEE Nordic Circuits and Systems Conference-
dc.relation.doi10.1109/NORCHIP.2019.8906933-
dc.relation.ispartof2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)-
dc.relation.urlhttps://doi.org/10.1109/NORCHIP.2019.8906933-
dc.source.identifierhttps://osuva.uwasa.fi/handle/10024/10502
dc.subjectbicubic interpolation-
dc.subjectcontrol-
dc.subjectenergy efficiency-
dc.subjectfixed-point algorithm-
dc.subjectFPGA-
dc.subject.disciplinefi=Automaatiotekniikka|en=Automation Technology|-
dc.titleFast fixed-point bicubic interpolation algorithm on FPGA-
dc.type.okmfi=A4 Artikkeli konferenssijulkaisussa|en=A4 Peer-reviewed article in conference proceeding|sv=A4 Artikel i en konferenspublikation|-
dc.type.publicationconferenceObject-
dc.type.versionacceptedVersion-

Tiedostot

Näytetään 1 - 1 / 1
Ladataan...
Name:
Osuva_Koljonen_Bochko_Lauronen_Alander_2019.pdf
Size:
861.83 KB
Format:
Adobe Portable Document Format
Description:
article

Kokoelmat