Fast fixed-point bicubic interpolation algorithm on FPGA
dc.contributor.author | Koljonen, Janne | |
dc.contributor.author | Bochko, Vladimir A. | |
dc.contributor.author | Lauronen, Sami J. | |
dc.contributor.author | Alander, Jarmo T. | |
dc.contributor.department | fi=Ei tutkimusalustaa|en=No platform| | - |
dc.contributor.editor | Nurmi, Jari | |
dc.contributor.editor | Ellervee, Peeter | |
dc.contributor.editor | Halonen, Kari | |
dc.contributor.editor | Röning, Juha | |
dc.contributor.organization | fi=Vaasan yliopisto|en=University of Vaasa| | |
dc.date.accessioned | 2020-02-13T10:20:17Z | |
dc.date.accessioned | 2025-06-25T12:25:14Z | |
dc.date.available | 2020-02-13T10:20:17Z | |
dc.date.issued | 2019-11-21 | |
dc.description.abstract | We propose a fast fixed-point algorithm for bicubic interpolation on FPGA. Bicubic interpolation algorithms on FPGA are mainly used in image processing systems and based on floating-point calculation. In these systems, calculations are synchronized with the frame rate and reduction of computation time is achieved designing a particular hardware architecture. Our system is intended to work with images or other similar applications like industrial control systems. The fast and energy efficient calculation is achieved using a fixed-point implementation. We obtained a maximum frequency of 27.26 MHz, a relative quantization error of 0.36% with the fractional number of bits being 7, logic utilization of 8%, and about 30% of energy saving in comparison with a C-program on the embedded HPS for the popular Matlab test function Peaks(25,25) data on SoCkit development kit (Terasic), chip: Cyclone V, 5CSXFC6D6F31C8. The experiments confirm the feasibility of the proposed method. | - |
dc.description.reviewstatus | fi=vertaisarvioitu|en=peerReviewed| | - |
dc.format.bitstream | true | |
dc.format.content | fi=kokoteksti|en=fulltext| | - |
dc.format.extent | 7 | - |
dc.format.pagerange | 1-7 | - |
dc.identifier.isbn | 978-1-7281-2769-9 | - |
dc.identifier.olddbid | 11417 | |
dc.identifier.oldhandle | 10024/10502 | |
dc.identifier.uri | https://osuva.uwasa.fi/handle/11111/203 | |
dc.identifier.urn | URN:NBN:fi-fe202002135388 | - |
dc.language.iso | eng | - |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) | - |
dc.relation.conference | IEEE Nordic Circuits and Systems Conference | - |
dc.relation.doi | 10.1109/NORCHIP.2019.8906933 | - |
dc.relation.ispartof | 2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC) | - |
dc.relation.url | https://doi.org/10.1109/NORCHIP.2019.8906933 | - |
dc.source.identifier | https://osuva.uwasa.fi/handle/10024/10502 | |
dc.subject | bicubic interpolation | - |
dc.subject | control | - |
dc.subject | energy efficiency | - |
dc.subject | fixed-point algorithm | - |
dc.subject | FPGA | - |
dc.subject.discipline | fi=Automaatiotekniikka|en=Automation Technology| | - |
dc.title | Fast fixed-point bicubic interpolation algorithm on FPGA | - |
dc.type.okm | fi=A4 Artikkeli konferenssijulkaisussa|en=A4 Peer-reviewed article in conference proceeding|sv=A4 Artikel i en konferenspublikation| | - |
dc.type.publication | conferenceObject | - |
dc.type.version | acceptedVersion | - |
Tiedostot
1 - 1 / 1
Ladataan...
- Name:
- Osuva_Koljonen_Bochko_Lauronen_Alander_2019.pdf
- Size:
- 861.83 KB
- Format:
- Adobe Portable Document Format
- Description:
- article